# **Power MOSFET**

40 V, Dual N-Channel, SOIC-8

# Features

- Asymmetrical N Channels
- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


	V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max (Notes 1 and 2)
Channel 1	40 V	12 mΩ @ 10 V	11 A
		16 mΩ @ 4.5 V	
Channel 2	40 V	20 mΩ @ 10 V	6.5 A
		36.5 mΩ @ 4.5 V	


- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- 2. Only selected channel is been powered 1W applied on channel 1: T<sub>J</sub> = 1 W \* 85°C/W + 25°C = 110°C




# **ON Semiconductor®**

http://onsemi.com







(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMD5836NLR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Ch 1	Ch 2	Unit		
Drain-to-Source Voltage	V <sub>DSS</sub>	40	40	V		
Gate-to-Source Voltage			V <sub>GS</sub>	±20	±20	V
Continuous Drain Current $R_{\theta JA}$ (Notes 3 and 4)					5.7	Α
	State	$T_A = 70^{\circ}C$		7.2	4.6	
Power Dissipation $R_{\theta JA}$ (Notes 3 and 4)	$R_{\theta JA}$ (Notes 3 and 4) $T_A = 25^{\circ}C$				1.5	W
		$T_A = 70^{\circ}C$		0.9	0.9	
Continuous Drain Current $R_{\theta JA}$ (Notes 3 and 4)	bus Drain Current R <sub><math>\theta</math>JA</sub> (Notes 3 and 4) $t \le 10s$ T <sub>A</sub> = 25°C			11	6.5	Α
		$T_A = 70^{\circ}C$		8.6	4.6	
Power Dissipation $R_{\theta JA}$ (Notes 3 and 4)		$T_A = 25^{\circ}C$	PD	2.1	1.9	W
		$T_A = 70^{\circ}C$		1.3	1.2	
Pulsed Drain Current	t <sub>p</sub> = 10 μs	5	I <sub>DM</sub>	43	26	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to	o +150	°C
Source Current (Body Diode)	۱ <sub>S</sub>	10	7.0	Α		
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ =	E <sub>AS</sub>	76	22	mJ		
			I <sub>AS</sub>	39	21	Α
Lead Temperature for Soldering Purposes (1/8" from case	ΤL	2	60	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)

4. Only selected channel is been powered 1W applied on channel 1:  $T_J = 1 W * 85^{\circ}C/W + 25^{\circ}C = 110^{\circ}C$ 

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Ch 1	Ch 2	Unit
Junction-to-Ambient Steady State (Notes 5 and 7)	R <sub>0JA</sub>	85	86	°C/W
Junction–to–Ambient – t $\leq$ 10 s (Notes 5 and 7)	$R_{\theta JA}$	60		
Junction-to-Ambient Steady State (Notes 5 and 8)	$R_{\theta JA}$	5	9	
Junction-to-Ambient Steady State (Notes 6 and 7)	R <sub>θJA</sub>	136	136	

Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
Surface-mounted on FR4 board using 0.155 in sq (100 mm<sup>2</sup>) pad size

7. Only selected channel is been powered

1W applied on channel 1:  $T_J = 1 W * 85^{\circ}C/W + 25^{\circ}C = 110^{\circ}C$ 8. Both channels receive equivalent power dissipation

1 W applied on each channel:  $T_1 = 2 W * 59^{\circ}C/W + 25^{\circ}C = 143^{\circ}C$ 

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Co	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown	V <sub>(BR)DSS</sub>		050	Ch 1	40			V
Voltage		V <sub>GS</sub> = 0 V, I	D = 250 μΑ	Ch 2				
Drain-to-Source Breakdown	V <sub>(BR)DSS</sub> / T <sub>J</sub>			Ch 1		146		mV/ °C
Voltage Temperature Coefficient	/ IJ			Ch 2		25		-0
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		T 05°C	Ch 1			1.0	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 25°C	Ch 2				
		V <sub>DS</sub> = 40 V	T 105°C	Ch 1			100	
			T <sub>J</sub> = 125°C	Ch 2				
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 20 V$		Ch 1			±100	nA
		$v_{\rm DS} = 0 v, v_0$	$GS = \pm 20 V$	Ch 2				

#### **ON CHARACTERISTICS** (Note 9)

Gate Threshold Voltage	V <sub>GS(TH)</sub>		Ch 1	1.0	1.8	3.0	V
		VGS = VDS, I <sub>D</sub> = 250 μA	Ch 2	1.0	1.8	3.0	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> / TJ		Ch 1		6.0		mV/°C
Coefficient	IJ		Ch 2		6.0		
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 10 V, I <sub>D</sub> = 10 A	Ch 1		9.5	12	mΩ
		$V_{GS}$ = 10 V, I <sub>D</sub> = 7 A	Ch 2		16.2	20	
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 10 A	Ch 1		13	16	mΩ
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 7 A	Ch 2		25.0	36.5	
Forward Transconductance	9 <sub>FS</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	Ch 1		10.5		S
		V <sub>DS</sub> = 15 V, I <sub>D</sub> = 7 A	Ch 2		6.0		

#### **CHARGES, CAPACITANCES & GATE RESISTANCE**

Input Capacitance	C <sub>ISS</sub>		Ch 1	2120	pF
			Ch 2	730	
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> =	Ch 1	315	
		20 V	Ch 2	123	
Reverse Transfer Capacitance	C <sub>RSS</sub>		Ch 1	225	
			Ch 2	84	

9. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%

10. Switching characteristics are independent of operating junction temperatures

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Ch	Min	Тур	Max	Unit
CHARGES, CAPACITANCES & GAT	E RESISTANC	Æ					
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10V, $V_{DS}$ = 20V, $I_{D}$ = 10A	Ch 1		36	50	nC
		$V_{GS}$ = 10 V, $V_{DS}$ = 20 V, $I_{D}$ = 7 A	Ch 2		16		
			Ch 1		15	23	
			Ch 2		8.5	11	
Threshold Gate Charge	Q <sub>G(TH)</sub>		Ch 1		2.4		
			Ch 2		1.0		
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V, CH1:	Ch 1		6.9		
			Ch 2		2.8		
Gate-to-Drain Charge	Q <sub>GD</sub>		Ch 1		7.2		
			Ch 2		4.0		
Plateau Voltage	V <sub>GP</sub>		Ch 1		3.2		V
			Ch 2		3.3		
Gate Resistance	R <sub>G</sub>		Ch 1		1.2		Ω
			Ch 2		2.1		


#### SWITCHING CHARACTERISTICS (Note 10)


Turn-On Delay Time	t <sub>d(ON)</sub>		Ch 1	16	ns
			Ch 2	11.5	1
Rise Time	t <sub>r</sub>		Ch 1	22	1
		V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 20 V, CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A, R <sub>G</sub> =	Ch 2	14	1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 10 \text{ A}, \text{ CH2: I}_D = 7 \text{ A}, \text{ H}_G = 2.5 \Omega$	Ch 1	26	
			Ch 2	15.5	
Fall Time	t <sub>f</sub>		Ch 1	8.5	
			Ch 2	3.5	1


#### DRAIN-SOURCE DIODE CHARACTERISTICS


Forward Diode Voltage	V <sub>SD</sub>			Ch 1		0.9	1.2	V
		V <sub>GS</sub> = 0 V, CH1: I <sub>D</sub> =	1j = 25°C	Ch 2		0.85	1.2	
		10 A, CH2: I <sub>D</sub> = 7 A	T 105%C	Ch 1		0.65		
		- / //		Ch 2		0.73		
Reverse Recovery Time	t <sub>RR</sub>			Ch 1		27		ns
			V <sub>GS</sub> = 0 V, dISD/dt = 100 A/µs,			17		
Charge Time	Ta					14		
		V <sub>GS</sub> = 0 V, dISD				11		
Discharge Time	Т <sub>b</sub>	CH1: I <sub>D</sub> = 10 A,	CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A			13		
				Ch 2		6.0		
Reverse Recovery Charge	Q <sub>RR</sub>			Ch 1		19		nC
						9.0		

9. Pulse Test: pulse width  $\leq$  300  $\mu s$ , duty cycle  $\leq$  2% 10. Switching characteristics are independent of operating junction temperatures













Figure 13. Thermal Response

#### PACKAGE DIMENSIONS



NOTES

1. DIMENSIONING AND TOLERANCING PER

- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 3
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07. 6.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
в	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.05	0 BSC	
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228 0.244		

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SCALE 6:1

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

### Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative